

# United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/603,839	06/26/2000	Keith Barr	05829.0010 3447	
22852	7590 06/07/2004		EXAMINER	
FINNEGAN,	HENDERSON, FAR	GANTT, ALAN T		
LLP 1300 I STREE	T. NW		ART UNIT	PAPER NUMBER
WASHINGTON, DC 20005			2684	9
			DATE MAILED: 06/07/200	4

Please find below and/or attached an Office communication concerning this application or proceeding.

		Applicati	on No.	Applicant(s)				
		09/603,8	39	BARR ET AL.				
	Office Action Summary	Examine		Art Unit				
		Alan T. G	antt	2684				
Period fo	<ul> <li>The MAILING DATE of this communicator Reply</li> </ul>	tion appears on th	e cover sheet with the c	correspondence address				
THE - Exte after - If the - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR MAILING DATE OF THIS COMMUNICATION of time may be available under the provisions of SIX (6) MONTHS from the mailing date of this communication period for reply specified above is less than thirty (30) of period for reply is specified above, the maximum statute or to reply within the set or extended period for reply will reply received by the Office later than three months after the patent term adjustment. See 37 CFR 1.704(b).	ATION.  37 CFR 1.136(a). In no ev cation.  lays, a reply within the statory period will apply and w, by statute, cause the app	ent, however, may a reply be tir utory minimum of thirty (30) day ill expire SIX (6) MONTHS from lication to become ABANDONE	nely filed  rs will be considered timely.  the mailing date of this communication.  ED (35 U.S.C. § 133).				
Status								
1)⊠	Responsive to communication(s) filed	on <i>20 March 2004</i> .						
′=		☐ This action is n	on-final.					
3)	Since this application is in condition for	allowance except	for formal matters, pro	secution as to the merits is				
	closed in accordance with the practice	under <i>Ex parte Qu</i>	ayle, 1935 C.D. 11, 4	53 O.G. 213.				
Dispositi	on of Claims							
5)⊠ 6)⊠ 7)□	Claim(s) is/are pending in the application and state of the above claim(s) is/are Claim(s) is/are Claim(s) is/are rejected.  Claim(s) is/are objected to.  Claim(s) are subject to restriction	withdrawn from co are allowed.						
Applicati	on Papers							
9)[	The specification is objected to by the E	xaminer.						
10)	□ The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.							
	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).							
	Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).							
11)	The oath or declaration is objected to by	y the Examiner. No	te the attached Office	Action or form PTO-152.				
Priority ι	ınder 35 U.S.C. § 119							
a)l	Acknowledgment is made of a claim for All b) Some * c) None of:  1. Certified copies of the priority do 2. Certified copies of the priority do 3. Copies of the certified copies of the application from the International see the attached detailed Office action for	cuments have bee cuments have bee the priority docume I Bureau (PCT Rul	n received. n received in Applicati ents have been receive e 17.2(a)).	on No ed in this National Stage				
Attachmen	i(s)							
	e of References Cited (PTO-892)		4) Interview Summary					
3) 🔲 Infor	e of Draftsperson's Patent Drawing Review (PTO nation Disclosure Statement(s) (PTO-1449 or PTor No(s)/Mail Date	•	Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:	ate atent Application (PTO-152)				

Art Unit: 2684

#### **DETAILED ACTION**

# Response to Arguments

Applicant's arguments filed 3/20/04 have been fully considered but they are not persuasive. Applicant has amended all non-cancelled dependent claims. Applicant argues for a single phase locked loop and a clock generator that generates a plurality of second clock signals that have frequencies are submultiples of the first clock signal with each of the second clock signal emanating from the clock generator. Thus, a new reference (Lee et al.) is submitted to meet the applicant's amended claims.

#### Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1-9 are rejected under 35 U.S.C. 103(a) as being unpatentable over Lee et al.

Regarding claim 1, Lee discloses a phase lock loop apparatus and method for using that includes a multiple feedback CMOS voltage control oscillator and multi-phase sampling fraction-N prescaler. Lee meets the following claim limitations:

 a clock generator for receiving the first clock and generating a plurality of second clock signals that have frequencies that are submultiples of the first clock signal.
 (paragraphs 0018 and 0019 [generating a divided clock second clock signal]) Application/Control Number: 09/603,839

Art Unit: 2684

Lee does not explicitly state that the word clock signal fed to the PLL generates a first clock having a frequency that is a multiple of the WC signal.

However, Lee suggests the following limitation through the use of language such as a device for outputting a divided clock signal having a higher frequency than the plurality of clock signals" and "device for outputting a device having a different frequency than the oscillator as this shows the versatility of Lee.

 a phase locked loop (PLL) for receiving said word clock (WC) signal and generating a first clock having a frequency that is a multiple of said WC signal; (paragraphs 0020 and 0021)

Therefore, at the time of applicant's invention, it would have been obvious to modify Lee to include providing a multiple of the word clock signal since the circuit provides for a variety of clock options.

Regarding claim 2, Lee meets the following limitation:

the clock generator outputs one of the second clock signals having a same
 frequency as the WC signal to the PLL, (paragraph 0021)

Lee does not meet the following limitation regarding that the PLL adjusts the first clock signal based on the received one of the second clock signals.

However, the examiner takes Official Notice that it is well known in a PLL to use a second clock signal to adjust the first clock signal and it would have been obvious to modify Lee to include such a characteristic as this would provide stability of the first clock signal.

Application/Control Number: 09/603,839

Art Unit: 2684

Regarding claim 3, Lee is silent on utilizing a control circuit responsive to the second clock signal for generating control signals. However, the examiner takes Official Notice that it is well known to have a control circuit responsive to a second clock signal for generating output signals and that it would have been obvious to modify Lee to include this capability since this is a tried and true method for generating output signals.

Regarding claims 4 and 7, Lee is silent regarding utilizing a storage element that is responsive to the control signals for outputting all data words in the storage elements. However, the examiner takes Official Notice that this function is well known and that it would have been obvious to modify Lee to include this capacity since it is a tried and true means of moving data.

Regarding claims 5 and 6, Lee makes use of a multiplexer to move data (Figure 5 and paragraphs 0047-49).

Regarding claim 8, Lee meets the following limitation:

wherein said PLL and clock generator are incorporated on a single chip.
 (paragraphs 0009 and 0053)

Regarding claim 9, Lee meets the following limitation:

• wherein said PLL includes a charge pump. (paragraphs 0038 and 0039)

## Allowable Subject Matter

Claims 10, 12-16, 18-23, 27, and 28 are allowed.

The following is a statement of reasons for the indication of allowable subject matter:

Regarding claim 10, a data system having all the characteristics required by the claim was neither found, suggested, nor made evident by the prior art.

Regarding claim 27, a phase locked loop incorporated on a single chip having all the characteristics required by the claim was neither found, suggested, nor made evident by the prior art.

### Conclusion

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication from the examiner should be addressed to Alan Gantt at telephone number (703) 305-0077. The examiner can normally be reached between 9:30 AM and 6 PM within the Eastern Time Zone. The group FAX number is (703) 308-6306.

Application/Control Number: 09/603,839

Art Unit: 2684

Any inquiry of a general nature or relating to this application should be directed to the group receptionist at telephone number (703) 305-4700.

Alan T. Gantt

alan T. Dantt

May 29, 2004

NICK CORSARU PATENT EXAMINEM Page 6